|
RLR07C20R0FS Features:
|
| 1.3.1 DRAM Controller The RLR07C20R0FSSXL DRAM controller supports one or two adjustable-sized banks of dynamic RAM using a 16-bit data path. Support is provided for byte parity (if desired), requiring the DRAM banks to be 18-bits wide when parity is enabled. Banks can be up to 8 Mbytes in size. The DRAM controller supports page mode read and write operations and can also support both byte and word accesses. All access control sig- nals for read, write and parity checking are generated as well as an automatic and programmable CAS-before-RAS re- fresh. If self-refresh DRAMs are used, refresh can be dis- abled, saving power. |
|
RLR07C20R0FS (Absolute) Maximum Ratings:
|
| The Fairchild Switch FSLV3245 provides 8-bits of high- speed CMOS bus switching in a standard 245 pin-out. The low On Resistance of the switch allows inputs to be con- nected to outputs without adding propagation delay or gen- erating additional ground bounce noise. |
|
RLR07C20R0FS Pinout:
|
| ¶ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application. |
