|
RLR07C1543FS Features:
|
| Frequency Synchronization The RLR07C1543FS can be synchronized with an external clock signal. The synchronizing pulses must have a minimum pulse width of 100ns. If the sync function is not used, the Sync pin can be either connected to ground or be floating. |
|
RLR07C1543FS (Absolute) Maximum Ratings:
|
| The RLR07C1543FS has a standby mode which reduces the active current from 30mA to 100µA. The RLR07C1543FS is placed in the standby mode by applying a CMOS high signal to CE . When in the standby mode, the output are in a high impedance state, independent of the OE . |
|
RLR07C1543FS Pinout:
|
| All data transfers are initiated by driving the CS input low. Input data is latched on the rising edge of SCLK and must be valid during the previous low period of SCLK to prevent momentary corruption of register data during writes. Data is output on the falling edge of SCLK and held to the next falling edge. All data transfers are terminated if the CS input transitions high. Port control logic is disabled and SDO is tri-stated when CS is high. |
| The Am27C256 is a 256-Kbit, ultraviolet erasable pro- grammable read-only memory. It is organized as 32K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages, as well as plastic one time programmable (OTP) PDIP and PLCC packages. |
| The voltage regulator circuitry (bandgap reference and class AB power amplifier) produces a precise laserC trimmed 2.85 volt level and is capable of sourcing 24 mA into each of the terminating resistors when the signal line is low (active). When the external driver for a given signal line turns off, the active terminator will pull that signal line to 2.85 volts (quiescent state). When used with an active negation driver, the power amp can sink 22 mA per line while keeping the voltage reference in regulation; the terminating resistors maintain their 110Ω value over the entire voltage range. To maintain the spe- cified regulation, a 4.7 µF capacitor is required between the VREF pin and ground. A high frequency cap (0.1 µF ceramic recommended) can also be placed on the VREF pin in applications that use fast rise/fall time drivers. The power down capacitance on terminating resistors R1CR13 and R15CR18 is <4 pF; R14 is slightly higher due to the bus current sensing circuitry. |
