|
0000915.568. Features:
|
| The core functionality of the 0000915.568. is its direct-to-digital temperature sensor. The resolution of the temperature sensor is user-configurable to 9, 10, 11, or 12 bits, which corresponds to increments of 0.5C, 0.25C, 0.125C, and 0.0625C, respectively. The default resolution at power-up is 12-bit. |
|
0000915.568. (Absolute) Maximum Ratings:
|
| • Standard (0000915.568./3700) and Low Input Current (HCPL-3760) Versions • AC or DC Input • Programmable Sense Voltage • Hysteresis • Logic Compatible Output • Thresholds Guaranteed over Temperature • Thresholds Independent of LED Optical Parameters • Recognized under UL 1577 and CSA Approved for Dielectric Withstand Proof Test Voltage of 3750 Vac, 1 Minute |
|
0000915.568. Pinout:
|
| The 0000915.568. supports GMII, RGMII, SGMII, SerDes, TBI, RTBI, and MII MAC interfaces. A unique feature of the 0000915.568. is its ability to support both copper and fiber networks, with an integrated SerDes PHY interface that can connect directly to a fiber-optic module. Switching between copper and fiber media can be accomplished either automatically or through software control. The 0000915.568. monitors copper link and fiber signal detect status and, based on priorities set at |
| Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. |
| The signal inputs Yl0-YI7 and UVI0-UVI7 and the back-channel signal inputs YB0-YB7 and UVB0- UVB7 picture data with 12 bits in quasi-parallel format (4:1:1) and with 16 bits in parallel format (4:2:2). The clock rate for both signals is 13.5 MHz. For signal processing in the IIP and MPP the chrominance bit levels have to be separated in the case of the quasi parallel format by demultiplexers DEMUXS and DEMUXR, these being largely identical in design. |
